

United States Continuation Patent Application for:

**HIGH DENSITY PLASMA POST-ETCH TREATMENT
FOR A DIELECTRIC ETCH PROCESS**

Inventors: Hui Ou-Yang

Chih-Ping Yang

Lin Ye

Robert Wu

Chih-Pang Chen

Cheng You-Neng


Attorney Docket No. AM-3467.C1

Certification Under 37 CFR § 1.10

I hereby certify that this New Patent Application and the documents referred to as enclosed therein are being deposited with the United States Postal Service on this date February 21, 2002 in an envelope as "Express Mail Post Office to Addressee" Mailing Label Number EU190273688US addressed to the: Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Shirley L. Church, Reg. No. 31,858

Person Mailing Paper


Signature of Person Mailing Paper

1 POST-ETCH TREATMENT FOR A DIELECTRIC ETCH PROCESS

2 **BACKGROUND OF THE INVENTION**

3 1. Field of the Invention

4 The present invention pertains to a semiconductor manufacturing process. In
5 particular, the present invention pertains to a post-etch treatment which is performed after
6 etching of a dielectric surface, for the purpose of removing photoresist and byproducts
7 remaining on that surface after the etch process.

8 2. Brief Description of the Background Art

9 Since the development of the first integrated circuit device, the technology of
10 semiconductor fabrication has focused on minimizing the feature size of semiconductor
11 devices. With the advancements made in processing technologies such as deposition,
12 lithography, etching, and thermal treatment, the packing density of integrated circuit chips
13 has greatly increased. A single chip manufactured using the present semiconductor
14 fabrication technology may include millions or even billions of devices such as transistors
15 and capacitors. Therefore, the feature size of integrated circuit devices has been scaled
16 down to a submicron level in order to attain the high packing density of fabricated chips.

17 On a single integrated circuit chip, various devices are connected through conductive
18 interconnections. Generally, several layers of conductive structures with horizontal and
19 vertical wirings are applied to a substrate to form the designed circuit connections. The
20 conductive layers are insulated from each other using dielectric materials. A wiring layer
21 of interconnections is typically composed primarily of a dielectric layer with the defined
22 horizontal wiring members and downward-extended, vertical wiring members, often referred
23 to as "plugs".

24 Using the present metallization technology for forming interconnections, a dielectric
25 layer is first formed on a substrate, then defined with openings in order to provides spaces

1 for depositing conductive materials, which will connect with the underlying substrate. The
2 conductive materials are deposited into openings, typically referred to as "contact vias", to
3 form the vertical wirings. After a wiring pattern has been defined on the conductive layer,
4 the horizontal wirings can be formed by depositing another conductive layer. When dual
5 damascene technology is used, the horizontal wirings can be defined within the dielectric
6 layer, such that the vertical and horizontal wirings can be formed simultaneously when the
7 conductive materials are deposited into the vertical contact vias and horizontal channels
8 which were previously defined in the dielectric layer.

9 Referring to Figure 1, which shows a typical structure of the kind known in the art,
10 an interconnection layer 12 is formed on a semiconductor substrate 10, and an anti-reflection
11 layer 14 is formed on the interconnection layer 12 for the purpose of improving the pattern-
12 defining accuracy and resolution. The anti-reflection layer 14 typically comprises a material
13 such as titanium nitride. A dielectric layer 16 overlies the interconnection layer 12 and the
14 anti-reflection layer 14. To define the necessary openings for making vertical connecting
15 plugs, a photoresist layer 18 is formed over the dielectric layer 16, with the designed pattern
16 exposed and developed. The dielectric layer 16 is then etched using the photoresist layer 18
17 as a mask in order to define interlayer contact vias 20, as shown in Figure 2. Generally,
18 some residues may remain and some byproducts may be created during the etch process,
19 such as the polymer 22 formed on the sidewall of the contact vias 20, as well as on the
20 surrounding walls of the processing chamber. With the presence of the underlying
21 interconnection layer 12 and anti-reflection layer 14 in some of the etched regions, the
22 deposited polymer 22 may contain metallic ions or molecules.

23 After the main etch step for defining the contact vias is completed, a series of
24 processes are carried out to remove the remaining photoresist 18 and deposited residues
25 and/or byproducts 22. This series of processes or process steps is frequently referred to as
26 contact via definition finishing. The anti-reflection layer 14 underlying the base of the
27 contact via 20 is also typically removed in order to improve contact conductivity. In the

1 conventional fabrication process, the etch process for finishing contact via definition
2 typically includes three post-etch treatment steps, as shown in Figure 4. After the main etch
3 30 is performed, a first phase post-etch treatment (PET) 32 is performed comprising a single
4 step or a sequence of sub-steps to remove the photoresist 18 and residues or byproducts such
5 as the deposited polymer 22. Then a second etch step for removal of residual anti-reflective
6 layer 14 is carried out. Finally, in order to stabilize chamber conditions, a second phase
7 post-etch treatment 36 is performed to clean the residue remaining on the substrate 10 and
8 the processing chamber walls after the anti-reflection etch step 34.

9 An earlier approach for post-etch treatment is described in copending U.S.
10 application Serial No. 09/183,778, filed October 30, 1998, and titled: "Method Of Reducing
11 Stop Layer Loss In A Photoresist Stripping Process Using Hydrogen As a Fluorine
12 Scavenger". The 09/183,778 application is assigned to the assignee of the present invention
13 and is hereby incorporated by reference in its entirety. In the earlier approach, the first
14 phase post-etch treatment 32 typically includes three steps which comprise exposing the
15 substrate to a high-flow oxygen plasma, followed by a low-flow oxygen plasma, followed
16 by a cleaning step. However, this method has several disadvantages. For example, in the
17 first phase of the post-etch treatment, the oxygen plasma has been found to be ineffective
18 and inefficient at removing the deposited polymer 22, particularly the metal-comprising
19 polymer generated during the main etch step 30. The presence of such residual metal-
20 comprising polymer in the contact vias damages the contact between subsequently deposited
21 conductive materials and the underlying interconnection layer 12. The accumulation of
22 metal-comprising polymer potentially interferes with the maintenance of a stable and
23 predictable process chamber condition. The controllability of the process is reduced under
24 unstable chamber conditions, resulting in degraded process windows and product yields.
25 Furthermore, the traditional oxygen plasma treatment attacks the sidewalls of dielectric
26 layer 16, altering the shape of the contact via 20.

27 During the anti-reflection etch 34 to remove the anti-reflection layer 14 (such as

1 titanium nitride), the selectivity of etching the anti-reflection layer 14 relative to the
2 dielectric layer 16 and the underlying aluminum interconnection material 12 may be poor,
3 resulting in severe dielectric loss and/or aluminum sputtering. Figure 3 illustrates the kind
4 of sputtering of an underlying aluminum interconnection layer 12 which frequently occurs
5 during the anti-reflection etch step 34. The multi-step post-etch process following the main
6 etch 30 also increases the processing time and significantly reduces the wafer throughput of
7 the contact via etch process.

8 SUMMARY OF THE INVENTION

9 The present invention pertains to a post-etch treatment which is performed after a
10 dielectric etch process for the purpose of removing residual photoresist and byproducts
11 remaining after the etch process. Through the process and chemistry of the present
12 invention, the contact vias formed by etching a dielectric layer can be provided with
13 improved sidewall profile, and the process chamber conditions can be easily maintained,
14 with less undesired residues and reduced polymer byproduct build-up both on contact via
15 sidewalls and process chamber surfaces.

16 According to the present invention, after the etch of dielectric material to define a
17 pattern or spaces for filling, such as contact vias or interconnection channels, at least one
18 post-etch treatment step is performed to remove residues remaining on the etched
19 semiconductor structure surface. Preferably this treatment is performed in the same
20 processing chamber as the dielectric etch. Preferably the post-etch treatment step both
21 removes residual photoresist and cleans residues and polymer deposits from the walls of the
22 contact via.

23 According to the method of the present invention, following the dielectric etch
24 process, the semiconductor structure is exposed to a post-etch treatment step in which the
25 structure is contacted with a plasma generated from a source gas comprising oxygen, a
26 nitrogen-comprising gas, and a reactive gas comprising hydrogen, carbon, and fluorine.

1 With the addition of the nitrogen-comprising gas and the reactive gas to an oxygen-
2 containing plasma source gas, the etchant species generated effectively remove residues and
3 polymers remaining in contact vias after dielectric etch.

4 The reactive gas preferably comprises at least one hydrogen-containing fluorocarbon
5 gas, which is preferably selected from the group consisting of CHF_3 , CH_2F_2 , CH_3F , $\text{C}_3\text{H}_2\text{F}_6$,
6 and combinations thereof. Alternatively, the reactive gas comprises at least one
7 fluorocarbon gas and hydrogen. The fluorocarbon gas is preferably selected from the group
8 consisting of C_2F_6 , C_3F_8 , C_4F_6 , C_4F_8 , and combinations thereof.

9 The nitrogen-comprising gas is preferably N_2 . The addition of nitrogen improves the
10 dissociation of oxygen and other gas species and also enhances residue removal.

11 Using the method of the invention, the residual sidewall polymer, and in particular
12 any metal-comprising polymer remaining after the dielectric etch process can be cleanly
13 removed.

14 An especially preferred embodiment method of the invention includes two additional
15 steps: a flushing step, performed prior to the post-etch treatment step previously described,
16 and a cleaning step, performed following the post-etch treatment step. The flushing step
17 employs a high-flow oxygen-based plasma for the purpose of flushing out fluorine species
18 which may remain in the chamber after the dielectric etch process. The cleaning step
19 employs a medium-flow oxygen-based plasma which cleans the process chamber and
20 provides a stabilized chamber condition free of undesired residual gases for subsequent
21 processes. This latter cleaning step may alternatively be performed after removal of the
22 semiconductor substrate from the process chamber.

23 BRIEF DESCRIPTION OF THE DRAWINGS

24 Figure 1 is a cross-sectional view of a prior art semiconductor structure, including
25 the following layers, from top to bottom: photoresist masking layer 18; dielectric layer 16;
26 anti-reflective material (*e.g.*, titanium nitride) layer 14; conductive material (*e.g.*, aluminum)

1 layer 12; and semiconductor substrate 10.

2 Figure 2 is a cross-sectional view of the structure shown in Figure 1, illustrating the
3 build-up of etch byproducts 22 on the sidewalls of etched contact vias 20.

4 Figure 3 is a cross-sectional view of the structure shown in Figure 2, illustrating the
5 sputtering of an underlying aluminum layer 12 during a prior art anti-reflection layer etch
6 process.

7 Figure 4 is a process flow diagram of a prior art process for post-etch treatment
8 following a dielectric etch process.

9 Figure 5 is a process flow diagram of one embodiment of the present invention.

10 Figure 6 is a cross-sectional view of a beginning semiconductor structure for
11 performing the method of the invention. The structure includes the following layers, from
12 top to bottom: photoresist masking layer 58; dielectric layer 56; anti-reflective material
13 (e.g., titanium nitride) layer 54; conductive material (e.g., aluminum) layer 52; and
14 semiconductor substrate 50.

15 Figure 7 is a cross-sectional view of the structure shown in Figure 6, illustrating the
16 build-up of etch byproducts 62 on the sidewalls of etched contact vias 60.

17 Figure 8 is a cross-sectional view of the structure shown in Figure 7, showing the
18 etched contact via 60 after post-etch treatment according to the method of the present
19 invention, and subsequent removal of the anti-reflection layer 54.

20 Figure 9 is a schematic illustration, partially in cross-sectional view, of an
21 inductively coupled high density plasma reactor which is suitable for use in the practice of
22 the present invention.

23 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

24 The present invention is a post-etch treatment method for a semiconductor structure
25 following a dielectric etch process. The method comprises exposing the semiconductor
26 structure to a plasma generated from a source gas comprising oxygen, a nitrogen-comprising

1 gas, and a reactive gas comprising hydrogen, carbon, and fluorine. Sidewall byproducts,
2 such as polymer and/or metal-comprising polymer generated during the dielectric etch, can
3 be removed efficiently using the present method and process chamber surface accumulation
4 of such polymers can be reduced or avoided. The chamber condition can be maintained
5 with improved stability and controllability. The post-etch treatment method of the present
6 invention reduces or eliminates the prior art problem of contact via sidewall striation.

7 I. AN APPARATUS FOR PRACTICING THE INVENTION

8 Figure 9 is a schematic illustrating an inductively coupled high density plasma
9 reactor which is suitable for use in the practice of the present invention. The particular
10 reactor shown in Figure 9 is the IPS (inductive plasma source) oxide etch reactor available
11 from Applied Materials, Inc., of Santa Clara, California, and described by Collins et al. in
12 U.S. Patent Application, Serial No. 09/733,544, filed October 21, 1996.

13 The general reactor structure and particular auxiliary equipment are illustrated in the
14 schematic which is shown in partial cross-section in Figure 9. A semiconductor substrate
15 80 to be processed is supported on a cathode pedestal 82, which is supplied with RF power
16 from a first RF power supply 84. A silicon ring 86 surrounds the pedestal 82 and is
17 controllably heated by an array of heater lamps 88. A chamber 90, including a roof and wall
18 of silicon or other silicon-comprising material, such as silicon carbide, surrounds the plasma
19 processing area. A silicon roof 92 overlies the plasma processing area. Lamps 94 and water
20 cooling channels 96 control the temperature of the silicon roof 92. The temperature-
21 controlled silicon ring 86 is used to scavenge fluorine from a fluorocarbon or other fluorine-
22 based plasma. The silicon (or silicon-comprising) chamber 90 may also be used to scavenge
23 fluorine, but this is less preferred. A processing gas is supplied from one or more bottom
24 gas feeds 95 through a bank of mass flow controllers 97. Alternatively, a top gas feed may
25 be formed as a small showerhead in the center of the silicon roof 92. A vacuum pumping
26 system (not shown) connected to a pumping channel 98 around the lower portion of the

1 chamber maintains the interior of the chamber at a preselected pressure. A system controller
2 100 controls the operation of the reactor and its auxiliary equipment.

3 In the apparatus configuration used during the development of the method of the
4 present invention, the material used in the roof portion of chamber 90 was doped to provide
5 a pre-selected level of resistivity. The resistivity level and thickness of the roof portion of
6 chamber 90 was selected to enable the roof to pass RF magnetic fields while simultaneously
7 functioning as an electrode. In the apparatus shown in Figure 9, the RF magnetic fields
8 were generally axial and were produced by an inner inductive coil stack 106 and an outer
9 inductive coil stack 108 powered by respective RF power supplies 110, 112. Alternatively,
10 a single RF power supply may be used in conjunction with a selectable power splitter. In
11 addition, pedestal 82 was powered by RF power supply 84 so that pedestal 82 could work
12 in conjunction with grounded roof 92 to provide the desired plasma behavioral
13 characteristics. Other coil configurations are possible, such as, for example, the TCP
14 (transformer coupled plasma) reactor, which has a flat, spiral inductive coil overlying the
15 roof 92.

16 The system controller 100 controls the mass flow controllers 97, the heater lamps 88,
17 94, the supply of chilled water to the cooling channels 96, the throttle valve to the vacuum
18 pumps (not shown), and the power supplies 84, 110, 112. All of these regulated functions
19 control the etch chemistry in conformance with a particular process recipe. The process
20 recipe is stored in the controller 100 in magnetic, optical, or semiconductor memory, as
21 known in the art, and the controller 100 reads the recipe from a recording medium inserted
22 into the controller. It is typical for the equipment supplier to provide recipes on magnetic
23 media, such as floppy disks, or optical media, such as CDROMs, which are then read into
24 controller 100.

25 A principal advantage of the inductively coupled plasma reactor shown in Figure 9
26 is that controllably different amounts of power can be supplied to the inductive coils 106,
27 108 and to the capacitive pedestal 82.

1 II. THE PROCESS FOR POST-ETCH TREATMENT FOLLOWING A DIELECTRIC
2 ETCH PROCESS

3 Figure 6 is a cross-sectional view of a beginning semiconductor structure for
4 performing the method of the invention. The structure includes the following layers, from
5 top to bottom: photoresist masking layer 58; dielectric layer 56; anti-reflective material
6 (*e.g.*, titanium nitride) layer 54; conductive material (*e.g.*, aluminum) layer 52; and
7 semiconductor substrate 50.

8 Referring to Figures 6 and 7, a dielectric etch process (main etch step) is performed,
9 according to methods known in the art, using a patterned photoresist mask 58 to pattern a
10 dielectric layer 56 which is formed on a semiconductor substrate 50 and which overlies an
11 underlying structure which includes an interconnection layer 52 and an anti-reflection layer
12 54 overlying the substrate 50. The dielectric layer 56 is etched to form openings 60, to
13 provide connecting holes, typically contact vias, which are subsequently filled with
14 conductive materials. The dielectric layer 56 typically comprises a silicon-based oxide layer
15 such as silicon dioxide or borophosphosilicate glass (BPSG). The interconnection layer 52
16 typically comprises a conductive material, such as polysilicon or a metal, such as aluminum
17 or an aluminum alloy (*e.g.*, aluminum-copper or aluminum-silicon-copper). An anti-
18 reflection layer 54, comprising, for example, titanium nitride or silicon oxynitride, is
19 typically formed to overlie the interconnection layer 52 for the purpose of improving the
20 pattern-defining accuracy and resolution of the conductive material.

21 The dielectric etch process is typically performed, using techniques known in the art,
22 in a plasma processing chamber using a fluorine-based plasma to etch contact vias 60 in the
23 dielectric layer 56, as illustrated in Figure 7. As previously described, some residues may
24 remain and some byproducts may be created during the dielectric etch process, such as the
25 polymer and/or metal-comprising polymer 62 formed on the sidewall of the via holes 60, as
26 well as on the surrounding walls of the processing chamber.

27 The dielectric etch process is preferably performed using an inductively coupled

1 high density plasma (HDP) etch reactor, an example of which is described above and
2 illustrated in Figure 9. As used herein, the term "high density plasma" refers to a plasma
3 having an ionization density of at least 10^{11} e/cm³. The reactor shown in Figure 9 provides
4 both selectivity and the process flexibility which are beneficial during a dielectric etch
5 process. Such a reactor can also be advantageously used in the performance of the post-etch
6 treatment method of the following invention. Other types of reactors, including remote
7 plasma source (RPS) reactors, electroncyclotron resonance (ECR) reactors, and capacitively
8 coupled parallel plate reactors of the kind well known in the art may also be used for the
9 dielectric etch process and the post-etch treatment method.

10 Referring to Figure 5, after performance of the dielectric etch process 40, a post-etch
11 treatment method including a single step treatment 44 or a sequence of steps 42 through 44
12 is then performed. The post-etch treatment method is preferably performed in the same
13 processing chamber as the dielectric etch process.

14 In one preferred embodiment of the method of the invention, a flushing step 42 is
15 performed after the dielectric etch process 40 and prior to the post-etch treatment step 44 in
16 order to flush out fluorine species remaining in the chamber after the dielectric etch process
17 40. The flushing step 42 is preferably performed in the same processing chamber as the
18 dielectric etch process 40. The flushing step 42 is performed using a high-flow oxygen-
19 based plasma. When an inductively coupled high density plasma etch reactor is used, the
20 flow rate of oxygen during this step is typically within the range of about 750 sccm and
21 about 1250 sccm, most preferably, about 1000 sccm. The source power is typically within
22 the range of about 2500 W and about 3500 W, most preferably, about
23 3000 W.

24 In a particularly preferred embodiment of the invention, when the Applied Materials'
25 IPS oxide etch reactor illustrated in Figure 9 is used, the flushing step 42 of high-flow
26 oxygen-based plasma is performed using an inner ring source power within the range of
27 about 500 W and about 1000 W, most preferably, about 750 W, and an outer ring source

1 power within the range of about 2000 W and about 2500 W, most preferably, about
2 2250 W. No bias power is typically applied during the flushing step. As described above,
3 the inner ring source power is the RF power supplied to the inner inductive coil stack 106,
4 and the outer ring source power is the RF power supplied to the outer inductive coil stack
5 108.

6 The flushing step 42 flushes fluorine species which remain in the processing
7 chamber after the dielectric etch process 40 out of the chamber using a high-flow oxygen-
8 based plasma. Alternatively, oxygen-comprising gases can be used to form or added to the
9 oxygen-based plasma. The photoresist layer 58 can be totally, or at least partially, removed
10 during the flushing step 42. During the flushing step 42, the process chamber pressure can
11 vary greatly with the release of fluorine species. The process chamber pressure typically
12 ranges between about 30 mTorr and about 120 mTorr.

13 Next, a post-etch treatment step is performed comprising exposing the
14 semiconductor structure to a plasma generated from a source gas comprising oxygen, a
15 nitrogen-comprising gas, and a reactive gas comprising hydrogen, carbon, and fluorine.
16 With the addition of the nitrogen-comprising gas and the reactive gas, the oxygen-based
17 plasma effectively removes residues and polymers 62 shown in Figure 7 which remain.

18 When an inductively coupled high density plasma etch reactor is used, the flow rate
19 of oxygen during this step is typically within the range of about 50 sccm and about 200
20 sccm, most preferably, about 100 sccm. Other oxygen-comprising gases can be utilized or
21 added to the oxygen-based plasma.

22 The reactive gas comprises at least one hydrogen-containing fluorocarbon gas,
23 preferably selected from the group consisting of CHF_3 , CH_2F_2 , CH_3F , $\text{C}_3\text{H}_2\text{F}_6$, and
24 combinations thereof. When an inductively coupled high density plasma etch reactor is
25 used, the flow rate of the hydrogen-containing fluorocarbon gas or gases is typically within
26 the range of about 30 sccm and about 60 sccm. When CH_2F_2 (a highly preferred hydrogen-
27 containing fluorocarbon gas) is used, the preferred flow rate is about 45 sccm.

1 Alternatively, the reactive gas comprises at least one fluorocarbon gas and hydrogen.
2 The fluorocarbon gas is preferably selected from the group consisting of C_2F_6 , C_3F_6 , C_3F_8 ,
3 C_4F_6 , C_4F_8 , and combinations thereof. When an inductively coupled high density plasma
4 etch reactor is used, the flow rate of the fluorocarbon gas or gases is within the range of
5 about 10 sccm and about 30 sccm, most preferably, about 20 sccm. The flow rate of
6 hydrogen is between about 10 sccm and about 30 sccm, most preferably, about 20 sccm.

7 The nitrogen-comprising gas is preferably N_2 . The addition of nitrogen to the plasma
8 source gas improves the dissociation of oxygen and other gas species and also enhances
9 residue removal. The presence of nitrogen can further suppress metal-comprising polymer
10 growth and reduce or prevent the sidewall striation encountered when conventional post-etch
11 treatments are used. When an inductively coupled high density plasma etch reactor is used,
12 the flow rate of the nitrogen is typically within the range of about 10 sccm and about 20
13 sccm, most preferably, about 15 sccm.

14 When an inductively coupled high density plasma etch reactor is used, the post-etch
15 treatment step 44 is typically performed using a source power within the range of about
16 2100 W and about 3100 W. A bias power within the range of about 150 W and about
17 300 W is typically applied during this step.

18 In a particularly preferred embodiment of the invention, when the Applied Materials'
19 IPS oxide etch reactor is used, the post-etch treatment step is performed using an inner ring
20 source power within the range of about 400 W and about 900 W, most preferably, about
21 650 W, and an outer ring source power within the range of about 1700 W and about
22 2200 W, most preferably, about 1950 W. A bias power within the range of about 150 W and
23 about 300 W is typically applied. The process chamber pressure typically ranges between
24 about 20 mTorr and 50 mTorr.

25 Referring to Figure 7, during the post-etch treatment step, the remaining sidewall
26 polymer and/or metal-comprising polymer 62 is attacked further by the carbon-fluorine
27 radical, and reaction products of this attack, in combination with hydrogen species, form

1 volatile components which can be removed cleanly. Any residual photoresist 58 remaining
2 after the flushing step 42 may also be removed during the post-etch treatment step.
3 Furthermore, the high chamber pressure utilized in the preferred embodiments assists in the
4 removal of polymer deposits on the sidewalls and bottom of the contact vias 60. The higher
5 chamber pressure and the application of a bias power during this step allow a lower total gas
6 flow and a longer residence time to be utilized, which further increases polymer-stripping
7 efficiency.

8 Following the post-etch treatment step 44, a cleaning step 46 may be performed
9 using a medium-flow oxygen-based plasma. When an inductively coupled high density
10 plasma etch reactor is used, the flow rate of oxygen during this step is typically within the
11 range of about 250 sccm and about 750 sccm, most preferably, about 500 sccm. The flow
12 rate of oxygen used for the cleaning step is typically about 50% of the flow rate of oxygen
13 used for the flushing step. Other oxygen-comprising gases can be utilized or added to the
14 oxygen-based plasma. When an inductively coupled high density plasma etch reactor is
15 used, cleaning step 46 is typically performed using a source power within the range of about
16 2500 W and about 3500 W, most preferably, about 3000 W.

17 In a particularly preferred embodiment of the invention, when the Applied Materials'
18 IPS oxide etch reactor is used, the cleaning step is performed using an inner ring source
19 power within the range of about 500 W and about 1000 W, most preferably, about
20 750 W, and an outer ring source power within the range of about 2000 W and about
21 2500 W, most preferably, about 250 W. No bias power is typically applied during the
22 cleaning step. The process chamber pressure typically ranges between about 15 mTorr and
23 30 mTorr.

24 The cleaning step 46 assists in the removal of any gases remaining after the
25 performance of prior steps from the reaction chamber using a medium-flow oxygen-based
26 plasma, and providing a stabilized chamber condition for the performance of subsequent
27 processes without the presence of undesired residual species.

1 If the optional flushing step 42 is not performed, the cleaning step 46 is preferably
2 performed using a high-flow oxygen-based plasma. In this case, the flow rate of oxygen
3 during the cleaning step is typically within the range of about 750 sccm and about 1250
4 sccm, most preferably, about 1000 sccm, in order to enhance the cleaning effect when the
5 flushing step 42 is not used. The power conditions used in the performance of a high-flow
6 oxygen-based plasma cleaning step are basically the same as described above for the
7 medium-flow oxygen-based plasma cleaning step.

8 Throughout the post-etch treatment method of the present invention, the temperature
9 of the substrate 50 (typically, a silicon wafer) can vary greatly under different processing
10 recipes and applied powers. However, in order to avoid undesired reactions or damage to
11 the semiconductor structure, the substrate temperature is preferably maintained at less than
12 about 120°C during the dielectric etch process, and less than about 80°C during
13 performance of the post-etch treatment method.

14 In order to remove the anti-reflection layer 54 underlying the contact vias 60, as
15 shown in Figure 8, an anti-reflection etch and second phase post-etch treatment are typically
16 performed using methods known in the art following the completion of the post-etch
17 treatment method of the invention.

18 The above-described preferred embodiments are not intended to limit the scope
19 of the present invention, as one skilled in the art can, in view of the present disclosure
20 expand such embodiments to correspond with the subject matter of the invention claimed
21 below.